
dsPIC30F3014/4013
DS70138G-page 122
2010 Microchip Technology Inc.
FIGURE 18-1:
DCI MODULE BLOCK DIAGRAM
BCG Control bits
16-
B
it
Dat
a
B
u
s
Sample Rate
Generator
SCKD
FSD
DCI Buffer
Frame
Synchronization
Generator
Control Unit
DCI Shift Register
Receive Buffer
Registers w/Shadow
FOSC/4
Word-Size Selection bits
Frame Length Selection bits
DCI Mode Selection bits
CSCK
COFS
CSDI
CSDO
15
0
Transmit Buffer
Registers w/Shadow